Input Hysteresis in Lattice CPLD and FPGA Devices September 2006 Technical Note TN1112 : AUDENTIA

Input Hysteresis in Lattice CPLD and FPGA Devices September 2006 Technical Note TN1112 (05/05/2013)

http://www.latticesemi.com/documents/TN1112.pdf

22:01 | Lien permanent | Commentaires (0) | | del.icio.us | | Digg! Digg | Facebook | | Imprimer |

http://audentia.hautetfort.com/archive/2013/05/05/input-hysteresis-in-lattice-cpld-and-fpga-devices-september.html